Multi Band Frequency Synthesizer Based on ISPD PLL with Adapted LC Tuned VCO
نویسندگان
چکیده
The 4G front-end transceiver needs a high performance which can be obtained mainly with an optimal architecture and a multi-band Local Oscillator. In this study, we proposed and presented a new architecture of multi-band frequency synthesizer based on an Inverse Sine Phase Detector Phase Locked Loop (ISPD PLL) without any filters and any controlled gain block and associated with adapted multi band LC tuned VCO using a several numeric controlled capacitive branches but not binary weighted. The proposed architecture, based on 0.35μm CMOS process technology, supporting Multi-band GSM/DCS/DECT/ UMTS/WiMax application and gives a good performances: a phase noise @1MHz -127dBc and a Factor Of Merit (FOM) @ 1MHz 186dB and a wide band frequency range (from 0.83GHz to 3.5GHz), that make the proposed architecture amenable for monolithic integration and 4G multi-band application. Keywords— GSM/DCS/DECT/UMTS/WiMax, ISPD PLL, keep and capture range, Multi-Band, Synthesizer, Wireless.
منابع مشابه
A Multi-Band Single-Loop PLL Frequency Synthesizer with Dynamically-Controlled Switched Tuning VCO
V m f 4 AbstractA phase-locked loop (PLL) frequency synthesizer architecture for multiple-band applications is presented. A dynamically-controlled switched tuning voltage-controlled oscillator (VCO) is used to achieve superior frequency range and phase noise performance over a conventional PLL. . Implemented in 1 .w CMOS, the PLL has a 111-29OMHz range, phase noise of -92.3dBdHz at a 5OkHz offs...
متن کاملA ∆Σ Fractional-N Frequency Synthesizer with Multi-Band PMOS VCOs for 2.4 and 5GHz WLAN Applications
This paper presents a fully integrated multi-band frequency-synthesizer architecture. The synthesizer is a ∆Σ based fractional-N frequency synthesizer with three on-chip LC tuned VCOs to cover the entire frequency bands specified in IEEE802.11b, and 802.11a WLAN standards. The synthesizer includes a ∆Σ noise shaper, a dead-zone-free phase frequency detector and a fully differential charge pump....
متن کاملA Fast-Locking Analog PLL With Deskew Buffer
In this paper, PLL are most frequently used for Local Oscillator (LO) signal generation in wireless radio transceivers to down convert the carrier frequency to lower or intermediate frequency . The input reference frequency is 6.4 MHz. The architecture used for the design of Frequency synthesizer was Integer-N architecture. This was designed using 0.25 μm technology. The VCO designed was a CMOS...
متن کاملA Fully Integrated 20-GHz Frequency Synthesizer in 0.13-μm BiCMOS
This paper presents a fully integrated 20-GHz frequency synthesizer based on an integer-N fourth-order type-II phase-locked loop (PLL). The PLL synthesizer employing a cross-coupled LC VCO was fabricated in a 0.13-μm SiGe:C BiCMOS process with a small chip area of 0.48 mm. The VCO core current is 4 mA. The full tuning range of the VCO is 2.21 GHz from 19.9 to 22.11 GHz, and the PLL can synthesi...
متن کاملA Completely Integrated, Low Noise, Low Power CMOS Frequency Synthesizer for GSM Communications
A low power 22-mW 900MHz Frequency Synthesizer (FS), with an on-chip LC-tuned voltage controlled oscillator (VCO) for GSM applications is presented. The synthesizer possesses several novel features that include a completely integrated structure, a low phase noise on-chip LC VCO, a low-power Dual-Modulus Divider (DMD) in CML topology, a compensated charge pump with balanced switching, an on-chip...
متن کامل